Md Salauddin,
Associate Professor

1. Implementation of FM Transeciver for SDR using FPGA to FPGA communication, Md.salauddin, Adesh kumar , B.khaledu rehman,Gaurav varma, University of Petroleum & Energy studies.
2. CHIP-SCOPE based speed optimization of scalable deep learning accelerator unit using VHDL in Journal of Interdisciplinary Cycle Research, VOl:13, Issue:02, ISSN NO: 0022-1945
3. An FPGA based Phase Measurement System in Journal of Interdisciplinary Cycle Research Volume XIII, Issue XI, NOV 2021, ISSN: 0022-1945
4. Text Communication Using Li-Fi in International Journal of Innovative Research In Technology, Volume 8 Issue 12, Pg. 1428-1432, ISSN: 2349-6002, May 2022
5. IOT based garbage monitoring system in Journal of Interdisciplinary Cycle Research, VOl:13, Issue:06, ISSN NO: 0022-1945
6. Advanced bank locker security system using open CV , ,IJSDIP UGC Volume -11, Issue-1, Paravarthi Teja, Kondra Rakshith Reddy, Peruka Vineeth, Md.Salauddin
7. FPGA to FPGA communication with real time serial data interface, interface, IJSDIP. UGC Volume -11, Issue- _Page_131-141Koyyada Rakesh, Gulam Sadeeduddin, Suraiya Shabnam, Dr.Md Salauddin,
8. FPGA Implementationon of Area Efficient Binary Counter Using XilinxIP Cores, Springer Pg: 147 to 156 ,https://doi.org/10.1007,/978- 981-16-6647-6_14,Mar 2022, B. Khaleelu Rehman, Ramalla Isaac, K. Abdul Munaf, Salauddin Mohammad,and Mudassar Basha
9. RAM enabled built in Self-Test for VLSI circuits using Verilog , IJIRT Volume 9, Issue 1,Boini Naresh,P Sai Chandana,Dr. Mohd. Salauddin,
10. Smart Device for Disabled Person International Journal of Innovative Research In Technology, Volume 9 Issue 1, Pg. 126-130, ISSN: 2349-6002, June 2022 "K Krishnamurthy, Shaik Shoaib, Cheguri Vinay Reddy, Dr.Md. Salauddin.
11. Design and Implementation of Reconfigurable Polyphase Filter bank receiver on Artix-7 FPGA in IEEE-INCOS19-ES & IOT-0213-0561
12. Design of single precision floating point multiplier using FPGA in Journal of the Engineering Sciences Volume 12, Issue 11, NOV 2021, ISSN: 0377-9254
13. Hardware Implementation of Parallel adder/Subtractor and Complex Multiplier using Xilinx IP-Core in International Conference on Artificial Intelligence and Knowledge Processing (AIKP) held on 24th April 2021
14. Xilinx FPGA and Xilinx IPCores: A Boon to CurbDigital Crime Scrivener Publishing, Wiley Chapter9, Pg:178-198 ISBN 978-1-119-76878-4,2022 Book chapter: Digital Forensics and B. Khaleelu Rehman1, G. Vallathan1, VetriveeranRajamani1 and Salauddin Mohammad
15. Design and Simulation of FFT/IFFT Blocks ForOrthogonal Frequency Division Multiplexing (OFDM) SYSTEM USING VHDL, International Journal of Research, Volume XI, Issue XII, Pg:122- 132,ISSN NO:2236-6124, December/2022, Parshi Shruthi1, MD.Salauddin 2